I2C_CLKLO

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as I2C_CLKLO

I2C Clock Low

CDLO	Clock divisor low. This value is the number of 48 MHz clocks the serial clock (SCL) will be low.
RESERVED	Reserved. Read value is undefined, only zero should be written.

()